What type of IO protection is used internally in the PXIe-6593 module?
The DIO pins (non-MGT pins) on the connector are buffered by a SN74AVC4T774 device, and the DIO pins rely on the input protection of that part to provide full protection for the ports: I/Os are 4.6V tolerant.ESD Protection exceeds the following levels (tested per JESD 22):
In addition to that, there is series termination and weak 100k pulldown at the connector-side.The MGT pins are direct connect to the FPGA MGT pins, so the pins rely on the protection within the FPGA.
PXIe-6593 Specifications
Collaborate with other users in our discussion forums
A valid service agreement or active software subscription may be required, and support options vary by country.
Helpful
Not Helpful