Solution
Not every target has DRAM clock exposed.
Use the derived clock for the SCTL where you are running DRAM processes.
I believe USRP DRAM has 256bit interface and >= 125MHz clock.
Snippet from an old project for USRP 2955: DRAM FIFO Mem IDL was able to compile for Data Clock at 200MHz.
