Solution
As mentioned in
FPGA Addon Quick Start Guide.md, FPGA code requires an IRQ (address of 30) to control when the FPGA bitfile starts. So you need to add an interrupt with address 30 in front of the FPGA VI, otherwise you will get timeout error 56.
Additionally, you can try to reupload the FPGA bitfile.