I am compiling a Simulation Model using LabVIEW and importing the resulting .lvmodel-File it into my VeriStand System Definition. Some or all of the expected Inputs of my VI are not generated as Inports in the System Definition File.
Collaborate with other users in our discussion forums
A valid service agreement or active software subscription may be required, and support options vary by country.
Helpful
Not Helpful