Solution
The VeriStand Engine architecture dedicates a specific loop (Low priority) to DIO tasks that are running in parrallel of the PCL. To specify the DIO rate, you can change the setting the in main page of the system definition file as shown below:
Refer to
VeriStand Engine - NI documentation for a better understanding of the data path between the PCL and DIO loop.