The chassis' user manual states what specifications are required for an external clock source. Specifically the
PXIe-1082 User Manual states that an acceptable external clock source's frequency must be 10 MHz +/- 100 PPM. The
phase-locked loop circuitry will dictate how the reference clock is disciplined, but the reference clock is not expected to be disciplined outside the stated specification above.