Can I use Socketed CLIP (Component-Level IP) to connect my VHDL core directly to my R Series input and output?
You cannot use Socketed CLIP on R Series device. The R Series device family only supports User-Defined CLIP interfaces.
CLIP allows you to import and use previously developed VHDL in your LabVIEW FPGA VIs. Socketed CLIP allows you to interface directly with FPGA I/O and FPGA VI.
Helpful
Not Helpful
Thank you for your feedback.
You changed your response to Not Helpful
You changed your response to Helpful
Collaborate with other users in our discussion forums
A valid service agreement may be required, and support options vary by country.