This content is not available in your preferred language.

The content is shown in another available language. Your browser may include features that can help translate the text.

LabVIEW FPGA Error: Object(s) not Supported in the Single-Cycle Timed Loop

Updated Jan 25, 2023

Reported In

Software

  • LabVIEW FPGA Module
  • FPGA Xilinx Compilation Tools
  • LabVIEW

Issue Details

When I'm developing my FPGA code, and click the Run Arrow to compile, I get the following error message:

Code Generation Errors
Object(s) not supported in the single-cycle Timed Loop.
The selected object takes one or more clock cycles to execute.
Remove the object from the single-cycle Timed Loop or replace the single-cycle Timed Loop with a While Loop.

Solution

Nodes that take more than a single cycle to execute cannot be used in a single-cycle Timed Loop.
The following information can help you solving this issue:
  • Check that all your VIs are supported inside single-cycle Timed Loops. A comprehensive list containing VIs, functions, and structures not supported inside single-cycle Timed Loops is located on this help page: Timed Loop (Single-Cycle) - LabVIEW 2017 FPGA Module Help
  • Single-cycle Timed Loops cannot be nested in other single-cycle Timed Loops. Remove nested loops or replace the top-level one(s) with a normal While Loop(s).

Related Links

Other Support Options

Ask the NI Community

Collaborate with other users in our discussion forums



Request Support from an Engineer

A valid service agreement may be required, and support options vary by country.