Solution
By default +3.3V power output is disabled. It's not possible to change this state directly from the host level.
You can enable and monitor external power by implementing to your FPGA VI the Device Status I/O Node. Setting AUX I/0 Power Enable to TRUE enables the +3.3 V power source from pin 18 on the card's AUX connector.