The pins specified as "Routed to FPGA Global Clock Resources on the Host System" feed directly into the FPGA's clocking system.
In other words, these pins were designed for properly importing external clocks into the FPGA of the sbRIO. They can distribute the clock among the entire FPGA o among the resources of a specific region in a way that doesn't generate skew or timing differences between code/loops that use the same clock.
Thank you for your feedback.
You changed your response to Not Helpful
You changed your response to Helpful
Collaborate with other users in our discussion forums
A valid service agreement may be required, and support options vary by country.