Solution
According to the Xilinx manual which discusses architecture memory resources, it is possible to cascade Block RAM (page 19), however only pairing two.
This can increase the bandwidth which your FPGA system runs at, to select Block RAM within an application use the FPGA Memory Items page.